

**WHAT IS CLAIMED IS:**

1. A semiconductor device comprising:

an anode driver and a cathode driver laid out equally

5 in a chip; and

memory portions connected to the drivers, each memory portion arranged equally in the vicinity of each of the driver,

wherein the semiconductor device is made in one chip with the drivers and memory portions.

2. The semiconductor device according to claim 1,

wherein the drivers connected to the memory portions are divided into plural groups and each of the memory portions is arranged in every group.

3. The semiconductor device according to claim 1,

wherein the drivers connected to the memory portions are placed face to face at right and left positions or high and low positions of the chip, and each of the memory portions is arranged at center portion of the chip.

4. The semiconductor device according to claim 1,

wherein each of the drivers includes a plurality of output regions corresponding to one bit constituting an output bit group, the semiconductor device further comprising a dummy

pattern having the same shape as the output bit formed to be adjacent to the end portion of the output bit group.

5        5.     The semiconductor device according to claim 4, wherein the dummy pattern is formed at an empty space in a region where a plurality of output bits are arranged.

6.     The semiconductor device according to claim 4, wherein number of outputs of the dummy pattern formed at a region where output bit groups are adjacent each other is less than number of outputs of the dummy pattern formed at a region where output bit groups are not adjacent each other.

7.     The semiconductor device according to claim 4, wherein the dummy pattern has the same shape as a wiring for gate electrode.

8.     A semiconductor device for drivers made in one chip comprising:

20        output regions corresponding to one bit arranged to constitute output bit group,

         wherein a plurality of the output group are arranged at periphery portion in the chip.

25        9.     The semiconductor device according to claim 8

further comprising wirings connected to each of the output bit groups arranged at the periphery portion arranged to circle fitting shape of the chip.

5           10.     The semiconductor device according to claim 8, further comprising:

              drivers having the output regions corresponding to one bit to constitute the output bit groups;

              memory portions; and

10           wirings connected to each of the output bit groups, wherein the drivers are arranged at periphery portion in the chip in a state that the drivers are grouped by every desired output bit group,

              wherein the wirings connected to each of the output bit groups arranged at the periphery portion is arranged to circle fitting shape of the chip,

              wherein the semiconductor device constitutes a display driver.

20           11.     The semiconductor device according to claim 10, wherein the drivers includes an anode driver and a cathode driver, and the drivers are arranged at periphery portion in the chip in a state that one of the anode driver and the cathode driver is grouped by every desired output bit group.

25

12. The semiconductor device according to claim 9, wherein the wirings include a power source line and a signal line.

5 13. The semiconductor device according to claim 10, wherein the each output bit group is arranged to surround the memory portions at the periphery portion.

14. The semiconductor device according to claim 10, further comprising a dummy pattern having the same shape as the output bits formed to be adjacent to the end portion of the output bit group.

15. The semiconductor device according to claim 14, wherein the dummy pattern is formed at an empty space in a region where a plurality of output bits are arranged.

16. The semiconductor device according to claim 14, wherein number of outputs of the dummy pattern formed at a region where output bit groups are adjacent each other is less than number of outputs of the dummy pattern formed at a region where output bit groups are not adjacent each other.

17. The semiconductor device according to claim 14, wherein the dummy pattern has the same shape as a wiring for

gate electrode.

1. 100  
2. 100  
3. 100  
4. 100  
5. 100  
6. 100  
7. 100  
8. 100  
9. 100  
10. 100  
11. 100  
12. 100  
13. 100  
14. 100  
15. 100  
16. 100  
17. 100  
18. 100  
19. 100  
20. 100  
21. 100  
22. 100  
23. 100  
24. 100  
25. 100  
26. 100  
27. 100  
28. 100  
29. 100  
30. 100  
31. 100  
32. 100  
33. 100  
34. 100  
35. 100  
36. 100  
37. 100  
38. 100  
39. 100  
40. 100  
41. 100  
42. 100  
43. 100  
44. 100  
45. 100  
46. 100  
47. 100  
48. 100  
49. 100  
50. 100  
51. 100  
52. 100  
53. 100  
54. 100  
55. 100  
56. 100  
57. 100  
58. 100  
59. 100  
60. 100  
61. 100  
62. 100  
63. 100  
64. 100  
65. 100  
66. 100  
67. 100  
68. 100  
69. 100  
70. 100  
71. 100  
72. 100  
73. 100  
74. 100  
75. 100  
76. 100  
77. 100  
78. 100  
79. 100  
80. 100  
81. 100  
82. 100  
83. 100  
84. 100  
85. 100  
86. 100  
87. 100  
88. 100  
89. 100  
90. 100  
91. 100  
92. 100  
93. 100  
94. 100  
95. 100  
96. 100  
97. 100  
98. 100  
99. 100  
100. 100